AMENDMENTS TO THE CLAIMS ARE AS FOLLOWS:

What is claimed is:

1. (CURRENTLY AMENDED). A method of forming a semiconductor device, the steps comprising:

forming a silicon dioxide layer on a semiconductor substrate;

forming a silicon nitride layer on said silicon dioxide layer;

forming isolation trench regions in said semiconductor substrate;

removing said silicon nitride layer;

first implantation of dopant through said silicon dioxide to form sacrificial implanted silicon dioxide layer;

second implantation of dopant through said <u>sacrificial implanted silicon di</u>oxide <u>layer</u> to form wells; and

removing said <u>sacrificial</u> implanted <u>silicon di</u>oxide layer and forming a gate dielectric layer over said semiconductor substrate.

- 2. (CURRENTLY AMENDED). The method of forming a semiconductor device according to claim 1, wherein said silicon dioxide layer thickness is approximately about $25\underline{\mathring{A}}^{e}A$.
- 3. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 1, wherein said first implanted dopant comprises n- or p- type ions.

- 4. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 3, wherein said first implanted n- type dopant is As⁺ or P⁺ ion.
- 5. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 4, wherein said As^+ dopant implantation energy, dose, and tilt angle are approximately about 2 7 keV, $3E11 7E11 \text{ ions/cm}^2$, and 5 10 degrees of tilt angle respectively; and for P^+ ion, implant energy, dose and tilt angle are approximately about 2 15 keV, $3E11 7E11 \text{ ions/cm}^2$, and 5 10 degrees respectively.
- 6. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 1, wherein said second implanted dopant comprises n- or p- type ions.
- 7. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 6, wherein said second implanted n- type dopant is As⁺ or P⁺ ion.
- 8. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 7, wherein said second As^+ or P^+ ion dopant implantation energy, dose, and tilt angle are approximately about $80 140 \, \text{keV}$, $1E13 2E13 \, \text{ions/cm}^2$, and $0 15 \, \text{degrees}$ of tilt angle respectively.
- 9. (CURRENTLY AMENDED). A method of forming a semiconductor device, the steps comprising:

forming a silicon dioxide layer on a silicon substrate;

forming a silicon nitride layer on said silicon dioxide layer;

forming isolation trench regions in said silicon substrate and removing said silicon nitride;

first implantation of As⁺ dopant through said silicon dioxide <u>layer to form sacrificial</u> implanted silicon dioxide layer;

second implantation of As⁺ dopant through said <u>sacrificial</u> implanted silicon dioxide layer to form wells; and

removing said <u>sacrificial</u> implanted silicon dioxide layer and forming a gate dielectric layer over said silicon substrate.

- 10. (CURRENTLY AMENDED). The method of forming a semiconductor device according to claim 9, wherein said silicon dioxide layer thickness is approximately about 25 Å ^eA 120 Å ^eA.
- 11. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 9, wherein said first implanted As⁺ dopant implantation energy, dose, and tilt angle are approximately about 2-7 keV, 3E11–7E11 ions/cm², and 5 10 degrees of tilt angle respectively.
- 12. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 9, wherein said second implanted As⁺ dopant implantation energy, dose, and tilt angle are approximately about 80 140 keV, 1E13 2E13 ions/cm², and 0 15 degrees of tilt

angle respectively.

13. (CURRENTLY AMENDED). A method of forming a semiconductor device with improved threshold voltage stability, the steps comprising:

forming isolation trenches in a silicon substrate with steps comprising: forming silicon nitride over silicon dioxide stack on said silicon substrate; and selective removal of said silicon nitride;

forming a sacrificial implanted silicon dioxide layer by implanting first As⁺ ions into said silicon dioxide layer;

forming n- well in silicon substrate by second implantation of As⁺ ions through said sacrificial implanted silicon dioxide layer; and

removing said <u>sacrificial</u> implanted silicon dioxide layer and forming a gate dielectric layer over said silicon substrate.

- 14. (CURRENTLY AMENDED). The method of forming a semiconductor device according to claim 13, wherein said silicon dioxide layer thickness is approximately about 25 $\frac{\mathring{A}}{}$ $^{\circ}A$ 120 $\frac{\mathring{A}}{}$ $^{\circ}A$.
- 15. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 13, wherein said first implanted As⁺ dopant implantation energy, ion dose, and tilt angle are approximately about 2 7 keV, 3E11 7E11 ions/cm², and 5 10 degrees of tilt angle respectively.

16. (PREVIOUSLY PRESENTED). The method of forming a semiconductor device according to claim 13, wherein said second implanted As⁺ dopant implantation energy, dose, and tilt angle are approximately about 80 - 140 keV, 1E13 – 2E13 ions/cm², and 0 - 15 degrees of tilt angle respectively.